A simple and continuous on-state current model of polysilicon thin-film transistors for circuit simulation 1 . Introduction Polycrystalline silicon thin-film transistors (polysilicon TFTs) are important for applications in activematrix liquid-crystal displays and three-dimensional integrated circuits. For the successful design of circuits, a proper analytical TFT device model is required operating in both linear and saturation regimes. In recent years, several polysilicon TFT models have been developed by adopting an effective medium approach, which treats the nonuniform polysilicon sample as a uniform medium with some effective material properties [1] , [2] . The drawback of these models is that the extracted parameters are not directly related to the material properties. Janunski et al. [3] have proposed a semi-empirical shortchannel dc SPICE model for polysilicon TFTs operating in all regimes. In this model, the semiempirical approach results in a physically based model with parameters that are related to the device structure and fabrication process. In other models, a physical model has been proposed in which the effect of the grain boundaries on the I-V characteristics has been considered using the thermionicdiffusion conduction mechanism [4] . The anomalous current increase at high drain voltages, has been explained by the drain induced grain barrier lowering.
Recently, we have developed an analytical on-state drain current model of large-grain polysilicon TFTs, based on the carrier transport through latitudinal and longitudinal grain boundaries [5] . In this model, the material is considered as an array of square grains in the channel, with the current flowing along the longitudinal grain boundaries or through the grains and across the latitudinal grain boundaries. The basic equation is a simple expression for the drain current valid above the charge inversion voltage, which appears to be lower than the current threshold voltage. In the present work, this equation is used to simulate the output characteristics of polysilicon TFTs over wide range of bias voltages and for devices with different gate lengths, by including the channel length modulation and the excess current due to impact ionization.
Theoretical model
For a polysilicon TFT of channel width W and channel length L, the drain current in the linear region of operation of a large grain polysilicon TFT can be adequately described by the relation [5] ( ) ds eff ox gs inv ds
where V ds is the drain voltage, C ox is the gate oxide capacitance per unit area, µ eff is the effective carrier mobility and V inv is the charge inversion voltage which appears to be much lower than the current threshold voltage V T . In solid phase crystallized (SPC) polysilicon TFTs, due to the columnar structure of the grains, the polysilicon is considered to be composed of an array of square grains, with the drain current following the path either along the grain boundaries or through the grains and across the grain boundaries. In this polysilicon structure, the effective carrier mobility is affected by the barrier height V b through the relationship [5] :
where µ gi and µ gb// is the mobility for a carrier passing through the interior region of the grain and across the grain boundary respectively, w is the width of the depletion region at the grain boundary which depends on V b and the gate-induced carrier concentration in the inversion channel and L g is the average grain size. It has been demonstrated that the dependence of V b on V gs can be modelled according to [5] ( )
where E o is the maximum potential barrier which is approximately equal to the half of the silicon bandgap and the parameter E t is related to the filling of the traps and thus to the quality of the polysilicon material. Fit of the experimental I ds versus V gs data with Eqs. (1) 
where V ginv = V gs -V inv and α sat accounts for the depletion charge variation across the channel. By taking into account the channel length modulation, the impact ionization near the drain and the effective gate and drain voltages V ginv,e and V ds,e respectively for a smooth transition from the linear to the saturation region, Eq. (4) can be written as 
V ds,e is approximately equal to V ds for V ds < α sat V ginv and remains constant at α sat V ginv in saturation, and m 1 is a parameter that fits the transition. The factor (1+λV ds ) describes the current increase caused by channel length modulation and ∆I is the excess drain current related to impact ionization. It has been demonstrated experimentally that the normalized excess current ∆I/I ds is a second order polynomial function of (V ds -V kink ) [6] ( ) ( )
where A 1 and A 2 are fitting parameters and V kink is the V ds -value for the onset of the kink effect which corresponds to the maximum of the device output resistance. Experimental measurements have shown that V kink is a linear function of V gs and only few output characteristics are needed to establish the relationship between V kink and V gs [6] . Equations (5) - (7) can be used to reproduce the experimental output characteristics with six fitting parameters α sat , λ, δ, m 1 , A 1 and A 2 .
Comparison with experimental results
The proposed on-state current model is applied in polysilicon TFTs fabricated on fused quartz glass substrates. First, amorphous silicon film (50 nm thick) was deposited on the oxidized glass substrates by low pressure chemical vapor deposition at 425 o C and pressure 1.1 Torr and then crystallized by furnace annealing at 600 o C for 24 h in nitrogen ambient. Then, the crystallized specimens were irradiated at room temperature by KrF excimer laser (λ = 248 nm) with energy density varying from 280 mJ/cm 2 in air ambient. A standard n-channel metal-oxide-semiconductor (NMOS) self-aligned process was used to fabricate devices of gate width W = 10 µm and gate lengths L = 4 and 10 µm. As gate insulator, a 120 nm thick SiO 2 was deposited by ECR-PECVD at 100 o C. Figure 1 shows the experimental transfer characteristics of two typical polysilicon TFTs and the simulated characteristics based on Eqs. (1) - (3) using the fitting parameters: V inv = 0.485 V, µ gb = 1.32 cm 2 /Vs, µ gi = 38.95 cm 2 /Vs and E t = 2.51 eV for the TFT with gate length L = 4 µm and V inv = 1.43 V, µ gb = 0.225 cm 2 /Vs, µ gi = 37.53 cm 2 /Vs and E t = 3.06 eV for the TFT with gate length L = 10 µm. To evaluate the excess current ∆I related to impact ionization, we determined the kink voltage at different gate voltages from the maximum of the output resistance [6] . A plot of V kink versus V gs is presented in Fig. 2 , showing that V kink increases linearly with increasing V gs following the relation V kink = 3.26 × 10 -3 + 0.554 V gs for the TFT with gate length L = 4 µm and V kink = 1.18 + 0.418 V gs for the TFT with gate length L = 10 µm. This linear relationship can be derived by analyzing a reduced set of experimental data so that the kink voltage can be easily predicted for any bias condition. The parameter V inv and the variations of µ eff and V kink with V gs are used for simulation of the output characteristics. Figures 3 and 4 show the output characteristics I ds -V ds of the polysilicon TFTs with gate lengths L = 4 and 10 µm, respectively, for various gate voltages. The model describes adequately the measured results over wide ranges of gate and drain voltages, using the parameters α sat = 0.424, λ = 0, m 1 = 2.02, A 1 = 0.0103 and A 2 = 0.0276 for the TFT with gate length L = 4 µm and α sat = 0.1, λ = 4.86, m 1 = 0.7, A 1 = 0.0053 and A 2 = 0.003 for the TFT with gate length L = 10 µm. It is interesting to note that the parameter λ is zero for the TFT with L = 4 µm, whereas the excess current due to impact ionization is much larger in the device with the shorter channel length. These findings indicate that the appearance of the channel length modulation effect is prevented in short channel devices due to the fact that the kink effect is strong occurring at lower V ds .
Conclusion
The on-state current model of polysilicon TFTs is based on a simple expression for the drain current, valid above the charge inversion voltage which is much lower than the current threshold voltage. The model includes the potential barrier height at the grain boundaries, the channel length modulation and the excess current due to impact ionization, and provides accurate description of the transfer characteristic in the linear regime and of the output characteristics of polysilicon TFTs over a wide range of bias voltages and for devices with different gate lengths. The model parameters can be extracted straightforwardly and it can be implemented without difficulty into circuit simulation. 
